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The invention described herein may be manufactured 
by or for the Government of the United States of Ameri- 
ca for governmental purposes without the payment of 
any royalties thereon or therefor. 
This invention relates generally t o  ring counters, and 
more particularly to a reversible ring counter. 
Ring counters have, in recent years, become valuable 
circuits which have been incorporated into spacecmfts 
for selectively connecting the output signals from test 
apparatus contained in the spacecraft to the spacecraft’s 
transponder for the transmission of information to  telem- 
etry stations located on the earth. Ring counters in- 
corporating solid state components have been extensive- 
ly used in these circuits. Advantages characteristic of 
the solid state ring counter reside in its simplicity of con- 
stmction and in its use of non-specialized electronic 
components. It provides a simple rugged device for 
connecting a plurality of inputs selectively to one output 
or for selectively energizing a plurality of electronic cir- 
cuits. These characteristics are exceedingly important 
in the operation of a satellite, resulting in the high re- 
liability necessary to  the operation of a vehicle in space. 
However, ring counters are not limited to use in a space- 
craft, but are useful in other environments. For ex- 
ample, there are numerous applications in computer 
technology, telephone switching, data processing de- 
vices, or any electronic circuit where selective energiza- 
tion is required. The ring counter is useful wherever ap- 
paratus is desired for selectively connecting a plurality 
of electronic circuits in a sequential manner. 
The ring counter comprises several serially connected 
cascaded stages, initially the first stage is energized which 
in turn energizes the load connected thereto, for example, 
a relay. On the application of an input control pulse 
to the counter, the first stage becomes de-energized and 
the next stage becomes energized and so on through a 
complete sequential cycling of the cascaded stages. Ob- 
viously, therefore, each load sequentially becomes ener- 
gized on the application of an additional input pulse. 
Previously developed ring counters using solid state 
components possess structural characteristics somewhat 
similar to the instant invention. These ring counters in- 
clude as a basic element the ordinary switching transis- 
tor. The transistors are arranged in serially casoaded 
stages, each stage having one or more transistors. The 
interconnection between the stages is through various 
impedance elements in series and parallel arrangements. 
Upon the application of a pulse to this system, subse- 
quent stages are energized in a sequential manner either 
by the automatic application of pulses or upon the appli- 
cation of pulses in a random manner. After one com- 
plete cycle, the cascaded stages of the counter revert t o  
their original states and another complete cycle can be 
repeated. 
There are, however, some disadvantages in previously 
developed ring counters, primarily in those using tran- 
sistors as switching elements. Transistor ring counters 
usually require two transistors per stage in a flip-flop 
arrangement, with one transistor in each stage being 
energized at all times. Consequently, each stage is at 
all times using electrical energy. Furthermore, the we 
of two switching elements per stage results in a compli- 
cated electrical circuit. 
It is an object of the present invention to provide a 
new and improved ring counter circuit. 
Another object of the present invention is to  provide 
an improved reversible ring counter circuit having a low 
power requirement. 
A further object of the instant invention is to provide 
an improved reversible ring counter of a simplified cir- 
10 cuit nature incorporating silicon controlled rectifiers as 
the principal energy switching element. 
It is an additional object of the instant invention to 
provide an improved reversible ring counter of a simpli- 
fied circuit nature incorporating silicon controlled recti- 
15 fiers as the principal energy switching element with only 
one stage of the counter being energized at a time result- 
ing in a low power requirement for operation. 
The foregoing and other objects are realized in the 
instant invention by providing a series of cascaded ring 
25 circdits which can be sequentially operated in either the 
forward or in the reverse direction. Each individual 
ring stage consists of a silicon controlled rectifier (SCR), 
three condensers, two resistors and two steering diodes. 
The anode of the SCR is connected through a resistor to  
25 the potential source, the oathode is capacitor coupled to 
the gate of the prior stage and to the gate of the subse- 
quent stage, and the gate of the SCR is capacitor coupled 
to the anode of the prior stage and to the anode of the 
subsequent stage. Consequently, due to the capacitor 
30 coupling, the ring counter can be operated in either the 
forward direction whereby each forward pulse applied 
thereto sequentially operates the subsequent stage of the 
counter, or the reverse direction whereby each reverse 
pulse applied thereto sequentially operates the prior 
Having only one stage operating at any particular 
moment results in a low power drain. The importance 
of this point of novelty can be readily appreciated when 
the ocunter is to  be used with a source of power having 
40 a limited caaabilitv such as. for example, in a spacecraft. 
To more readily appreciate the novelty of the instant 
invention, the Operation of the SCR must be fully under- 
stood. The silicon controlled rectifier has been a recent 
development in the art of solid state components and 
45 has been widely accepted for circuit application. Briefly, 
the SCR is a three terminal or electrode PNPN switch 
having thyratron-like properties. The three terminals are 
designated as anode, cathode and gate. The SCR being 
a bistable device, having a “on” and an “off” state, can 
through the correct application of voltages to the ter- 
minals be placed in either state. Its operation, therefore, 
is like an electric switch, it is in fact an electronic switch. 
When a voltage is applied between the anode and cathode 
of an SCR, without a voltage being applied to its gate, the 
55 SCR is in its “off” state $and presents a high impedance 
to the voltage source. However, when a voltage is ap- 
plied to  the gate the SCR is turned “on” and switches to  
its other state which presents a low impedance to  the 
voltage source. One characteristic of this device is that 
60 when it is “on” the voltage at the gate can be removed 
without the device turning “off.” Two ways of turning 
“off’ an “on” SCR are by reverse biasing the anode to 
cathode voltage or by open circuiting the anode to  cathode 
circuit. The instant invention contemplates using the 
65 former method, a reverse biasing voltage is applied to the 
cathode of the SCR which turns it “off” after it has 
previously been turned “on.” 
Other objects and attendant advaritages of the present 
invention will be mcre readily apparent as the same be- 
70 comes better understood by reference to the following 
detailed description when considered in conjunction with 
the accompanying drawing wherein: 
5 
35 stage of the counter. 
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The figure is a schematic diagram of the reversible that all the capacitors of the circuit charge immediately 
ring counter of the instant invention having three cas- upon the application of voltage to the circuit from the 
caded stages. B+ source. The charging of the capacitor 13 connected 
Referring now to the drawing, an embodiment of the between the gate of the SCR 10 of the first stage and the 
instant invention incorporating three cascade stages is 5 B+ voltage source creates a positive pulse which is ap- 
shown in the figure. Stage one includes a silicon con- plied through a diode 14 to the gate of the SCR 10 of the 
trolled rectifier (SCR) BO, the anode of which is con- first stage. This positive pulse turns the first stage SCR 
nected through a resistor load $9 to B+ voltage source, 118 “on” and allows current to flow from the B+ source 
the cathode of the SCR 10 is connected through a resistor to  the load resistor 18, through the SCR PO of the first 
12 to its gate. The B+ source is also connected through stage and through a resistor 44 to ground. Due to the 
a capacitor I3 in series with a diode 14 to the gate of SCR BO af the first stage being turned “on” the voltage 
SCR 10. The junction between the capacitor E3 and the at its anode will be low as compared with the voltage at 
diode 14 is connected through a resistor 15 to ground. the anodes of the SCR 19 and 24 of the second and third 
The anode of the SCR 10 is connected through a capaci- stages. 
tor 116 to ground and is further connected through a re- 15 When the forward pulse source 27 emits a pulse it 
sistor 17 in series with a capacitor 18 to the gate of the biases “on” the diode 38 connected to the gate of the 
SCR 19 of the second stage. The gate of the SCR 10 of second stage which turns “on” the SCR 19 of the second 
the first stage is connected through a capacitor 20 in se- stage. This allows a charged capacitor 33 connected be- 
ries with a resistor 21 to the anode of the SCR 19 of the tween its anode and ground to discharge through the 
second cascaded stage. The anode of the SCR 10 of the 20 resistor 44 which reverse biases the SCR 10 of the first 
first stage is also connected through a resistor 22 in se- stage and turns it “off”. By SCR 19 being “on” it biases 
ries with a capacitor 23 to the gate of SCR 24 of the third the diode 42 connected to the gate of the third stage via 
cascade stage. In addition, the gate of the SCR 10 of capacitor 35 in such a manner that the next forward pulse 
the first stage is connected through a capacitor 25 in se- from the forward pulse source 27 turns “on” the SCR 
ries with a resistor 26 to the anode of the SCR of the 25 24 of the third stage. This allows the charged capacitor 
third stage. 41 to discharge through resistor 44. This discharge action 
The input from the forward Pulse Source 27 is con- of the capacitor 41 oonnected between the anode of the 
nected through a diode 28 to the junction of the capacitor SCR 24 of the third stage and ground will turn “off” the 
25, resistor 26 series combination which is connected SCR 19 of the second stage in the manner previously de- 
between the gate of the SCR 10 of the first stage and the 30 scribed. 
*anode of the SCR 24 of the third stage. Finally, the in- A more detailed description of the biasing “on” of the 
put from the reverse Pulse Source 29 is connected through diodes 28, 38 and 42 connected between the gates of the 
a diode 30 to the junction of the capacitor 23 ‘and resistor SCRs 10, 19 and 24 of the three stages and the forward 
22 series combination which is connected between the pulse Source 27 follows. ~ l l ~ ~  the condition to exist 
anode of the SCR 110 of the first stage and the gate of 35 that the SCR 19 of the second stage is “on,” the SCRs 
the SCR 24 of the third stage. PO, 24 of the remaining stages are “off,” and a pulse is 
Turning now t o  the second stage, the Cathode of the emitted by the forward pulse source 27. Since the SCR 
SCR 19 of the second stage is connected through a re- 19 of the second stage is turned “on>’ the voltage at its 
sistor 31 to its gate; the anode of the SCR 19 of the sec- anode is low. When a pulse from the forward pulse 
ond stage is connected through a load resistor 32 to the 40 Source 27 occurs, this low voltage allows current to pass 
B+ source. The anode Of SCR I9 is further from the pulse source 27 through the diode 42, conneoted 
connected through a capacitor 33 to ground, and is also to the gate #of the SCR 24 of the third stage and through 
connected through a resistor 34 in series with a capacitor the sCR 19 of the ssond stage to ground. 
35, to the gate of the SCR 24 of the third cascaded stage. flow turns  on^^ the SCR 24 of the third stage. ~ ~ r n i ~ ~  
through a capacitor 36 in series with ,a resistor 37 t o  the 45 turned when a pulse is emitted by forward pulse 
anode of the SCR 24 of the third cascade stage. The in- 27: prior to the pulse the voltage at the anode 
put from the forward pulse source 27 is connected through of the SCR 24 of the third stage is high due to its being 
a diode 38 to the junction of the capacitor 18, resistor 17 turned 660ff.,, Consequently, no current will pass from 
series combination which is connected between the anode the pulse 27 through the diode 28, connected to 
19 of the second stage. The input from the reverse pulse the SCR of the first stage will not be turned 
Having the third or last stage coupled back through a source is connected through a diode 39 to  the junction of the capacitor 20, resistor 21 series conibination which resistor 26, capacitor 25 series to the first Z ~ ~ ~ ~ t ~ ~ ~ ~ ~ ~ ~ ~ o ~ ~ ~ ~ ~ ~ ~ ~ ~ h ~ f  ~ f ~ s ~ ~ $  tb:gr 55 stage allows the circuit to operate in a cyclic manner. 
turned “on” the charged capacitor connected between 
its anode and ground discharges and reverse biases the 
The &!ate of the SCR 19 of the second stage is connected now to a consideration of why the first stage is not also 
Of the SCR of the first stage and the gate of the SCR 5o the gate of the SCR 10 of the first stage and therefore 
The anode from the SCR 24 of the third or last stage 
of the ring counter is connected through a load resistor 
More specifically, the first stage is turned “On” when a 
pulse is to the gate Of its SCR When it is 
40 to the B+ voltage source and is also conllected 
through a capacitor to ground. The input from the 
forward pulse source 27 is connected through a diode 42 60 last stagey turning it “Off.” 
bination which is between the anode of the 
scR 19 of the second stage and the gate of the SCR 24 
of the third stage. ward direction with the exception that the bias O f  the 
stage is also connected through a resistor 45 to its cathode. 65 diode connected to the gate Of the SCR Of the preceding 
The input from the pulse source 29 is connected stage Occurs rather than biasing the succeeding stage gate 
through a diode 43 to  the junction of the capacitor 34, diode. For example, allow the condition to exist that 
resistor 3.7 combination which is connected be- the SCR 19 Of the second stage is turned “on” and the 
tween the gate of the SCR 19 of the second stage and the SCRs 18 and 24 of the remaining stages Of the ring 
anode of the SCR 24 of the third stage. this case, when a pulse is 
cathode of the SCR 18 of the first stage, the SCR 19 of provided by the reverse pulse source 29, it passes through 
the second stage, and the SCR 24 of the third stage are the diode 39 connected from the reverse pulse source to 
the gate of the SCR I@ of the first stage through the connected through a resistor 44 to ground. 
Turning now to the operation of the reversible ring SCR 19 of the second stage to ground. In a manner 
counter illustrated in the figure. It is readily apparent 75 similar to the situation when a forward pulse occurs the 
to the junction of the resistor 34, capacitor 35 series corn- Turning now to the operation when a reverse pulse is applied to the circuit: This operation of the circuit, upon 
the occurrence of a reverse pulse, is identical to the for- 
~h~ gate of the SCR 24 of the third 
Finally, the 70 counter are turned “Off.” 
333 
SCR 10 of the first stage is now turned “on” which dis- 
charges the voltage on the capacitor 16 connected from 
its anode to ground through a resistor 44 which turns 
the SCR 19 of the second stage “off.” 
It is evident that the instant invention provides a novel 
apparatus for a reversible ring counter which, though 
simple in construction, allows flexibility of operation in 
both forward and the reverse direction. Obviously the 
three stages disclosed are only by way of example and 
a considerably larger number of stages can be added 
which will all operate in a similar manner, depending upon 
the requirements of any specific situation. If additional 
stages are added it is only necessary to connect the last 
stage to the first stage in the manner that the third stage 
is connected to the first stage as described in the figure. 
Obviously numerous modifications and variations are 
possible in the light of the above teachings. It is there- 
fore understood that within the scope of the appended 
claims, the invention may be practiced otherwise than de- 
scribed herein. 
We claim: 
I. A reversible counter comprising: 
a plurality of cascaded stages, each stage including as 
a switching device, a single silicon controlled recti- 
fier having anode, cathode and gate electrodes, all 
of said cathodes being connected together to a source 
of reference potential through a common element 
having resistance; 
the anode electrode of the silicon control rectifier of 
each stage being capacitor coupled to the gate elec- 
trode of the silicon control rectifier of the preceding 
and succeeding stages; 
circuit means for applying a voltage to said cascaded 
stages, said voltage turning “on” the silicon control 
rectifier of the first stage of said cascaded stages; 
each stage further including a capacitor connected in 
parallel with the silicon control rectifier between said 
#circuit means and a reference potential; 
control means for applying control pulses to said cas- 
caded stages, the successive application of said con- 
trol pulses selectively rendering the pulsed silicon 
control rectifier “on” and the preceding silicon con- 
trol rectifier “off in a sequential manner. 
2. A reversible ring conuter comprising: 
I 1 7,75 1 
6 
a plurality of silicon controlled rectifiers having anode, 
cathode and gate electrodes connected in cascade with 
the anode of each silicon controlled rectifier con- 
nected to the gate electrode of each successive silicon 
control rectifier, and each of the cathodes connected 
together to a source of reference potential through a 
common impedance element; 
first means including a plurality of elements having re- 
sistance each of which respectively connects all of 
said anode electrodes to a common source of po- 
tential for initially rendering one silicon controlled 
rectifier conducting while the other silicon con- 
trolled rectifiers remain non-conducting; 
a plurality of capacitors, a different one of said plu- 
rality of capacitors being connected in parallel with 
each silicon controlled rectifier between said respec- 
tive elements having resistance and said reference po- 
tential; each of said capacitors associated with said 
non-conducting silicon controlled rectifier holding 
second means for selectively applying a conduction ini- 
tiation pulse to the gate electrode of either silicon 
controlled rectifier adjacent the initially conducting 
silicon controlled rectifier to permit discharge of the 
capacitor associated with the selected silioon con- 
trolled rectifier; and 
third means for applying the discharge of said asso- 
ciated capacitor to the cathode of the conducting sili- 
con controlled rectifier to render it non-conducting. 
5 
10 
15 
20 a charge; 
25 
30 
References Cited by the Examiner 
UNITED STATES PATENTS 
2,533,739 12/1950 Mumma _ _ _ _ _ _ _ _ _ _ _ _  3 2 8 4 3  
35 2,931,922 4/1960 Tubinis _ _ _ _ _ _ _ _ _ _ _ _  307-88.5 
3,105,912 10/1963 Johnston _ _ _ _ _ _ _ _ _ _ _  307-88.5 
3,165,647 1/1965 De Bottari et al. _ _ _ _ _  307-88.5 
3,217,185 1111965 Jansons _ _ _ _ _ _ _ _ _ _ _ _  307-88.5 
OTHER REFERENCES 
“PNPN Devices,” by McDermott in Space/Aeronautics, 
40 
November 1961, pp. 125-137. 
ARTHUR GAUSS, Primary Examiner. 
45 J. HEYMAN, Assistant Examiner. 
